

EXPERIMENT 8

Encoders & Application to a 7-Segment Display Driver

Department of Electrical & Computer Engineering

I. OBJECTIVES:

- Examine encoders and their applications.
- Examine the characteristics of a decimal-to-BCD priority encoder.
- Design an 8-to-3 line priority encoder in schematic mode and test it on a target board.
- Create a macro for a 7-segment decoder with active-HIGH outputs using VHDL.
- Utilizing a created macro, design a circuit in schematic mode to display a decimal digit on a 7-segment display.

II. MATERIALS:

- Xilinx Vivado software, student or professional edition V2018.2 or higher.
- IBM or compatible computer with Pentium III or higher, 128 M-byte RAM or more, and 8 G-byte Or larger hard drive.
- BASYS 3 Board.

III. DISCUSSION:

As we saw in the previous experiment, a decoder identifies or detects a particular binary number or code. Encoding is the opposite process of decoding. An encoder has a number of input lines (up to 2n), only one of which is activated at any given time, and produces the n-bit output code for the input selected. For example, consider an 8-to-3 encoder. When one of its eight inputs is activated, the output will be a 3-bit binary number (code) corresponding to that input.

If two or more inputs are activated at the same time, which one of the inputs should be encoded and reflected on the outputs? This is when priority is used in the encoder design. When multiple inputs are activated, priority specifies which input will get selected to produce the output code. A common application of encoders is in the keyboards of calculators and computer systems to convert key-presses to binary numbers or to codes such as BCD or ASCII.

The 8-to-3 Line Encoder with Active-LOW Inputs

The 8-to-3 (octal-to-binary) encoder accepts eight input lines and produces a unique 3-bit output code for each set of inputs. Table 9.1 below describes the function of this encoder. Note the active-low inputs, as could be obtained from a keypad with normally-open contacts to ground.

(Inputs							Outputs				
$\overline{A_0}$	\overline{A}_1	\overline{A}_2	Ā3	Ā4	Ā5	Ā ₆	Ā7		O ₂	O 1	O ₀	
Х	1	1	1	1	1	1	1		0	0	0	
X	0	1	1	1	1	1	1		0	0	1	
Х	1	0	1	1	1	1	1	Set a	0	1	0	
Х	1	1	0	1	1	1	1		0	1	1	
Х	1	1	1	0	1	1	1		1	0	0	
Х	1	1	1	1	0	1	1		1	0	1	
Х	1	1	1	1	1	0	1		1	1	0	
Х	1	1	1	1	1	1	0		1	1	1	

Table 9.1 Truth Table for the Octal-to-Binary Encoder

The Decimal-to-BCD Priority Encoder

The SN54/74LS147 and the SN54/74LS148 are Priority Encoders. They provide priority decoding of the inputs to ensure that only the highest order data line is encoded. Both devices have data inputs and outputs which are active at the low logic level.

The LS147 encodes nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition does not require an input condition because zero is encoded when all nine data lines are at a high logic level. Figure 9.2 is the truth-table for a decimal-to-BCD priority-encoder (such as the 74147 TTL chip). It has nine active-low inputs representing decimal numbers 1 through 9. The encoder produces the inverted BCD code corresponding to which of the nine inputs is activated.

Inputs								discon-	Outputs				
\overline{A}_1	Ā ₂	\bar{A}_3	Ā4	Ā5	Ā	Ā7	Ā8	A9	in in Arte	O 3	Ō2	ō	
1	1	1	1	1	1	1	1	1		1	1	1	1
Х	X	X	X	X	X	X	X	0		0	1	1	0
Х	X	X	X	X	X	X	0	1		0	1	1	1
Х	X	X	X	X	X	0	1	1		1	0	0	0
Х	X	X	X	X	0	1	1	1		1	0	0	1
Х	X	X	X	0	1	1	1	1		1	0	1	0
Х	X	X	0	1	1	1	1	1		1	0	1	1
Х	X	0	1	1	1	1	1	1		1	1	0	0
Х	0	1	1	1	1	1	1	1		1	1	0	1
0	1	1	1	1	1	1	1	1		1	1	1	0

 Table 9.2
 Truth Table for a Decimal-to-BCD Priority Encoder (74147)

Note the "don't-cares" (Xs) in the truth table. They imply that, if two inputs are activated simultaneously, only the highest data line is encoded. For example, if lines A1 and A5 are activated at the same time, A5 will be encoded producing the output 1010 (which is 0101 inverted, or BCD 5). That's why it's called a "priority" encoder. Moreover, the implied decimal zero condition requires no inputs since zero is encoded when all nine data lines are at HIGH. For a more detailed discussion of encoder circuits, refer to your digital textbook.

7-Segment Display

A 7-segment display is composed of seven bars (the segments; either LED or LCD) that can be individually activated to emit light. Such a display can show digits from 0 to 9, as well as a few letters (A, b, C, d, E, F, H, L, P, S, U, Y), a minus sign (-) and a decimal point. For a common-cathode 7-segment LED display, the "common" input is connected to GND, and a HIGH on any segment-input will light up that segment. For a common- anode display, the common-input is connected to a HIGH, and a LOW on a segment- input lights the segment. Figure 9.1 (a) and (b) show how the seven segments are arranged.







The Xilinx target board is using Common Cathode 7-segment display chips.

7-Segment Decoder

7-segment decoder is not available in the symbol library of the Xilinx software, so we will design one. We will design the decoder with active-high outputs for a common- cathode display. The lit display segments for each digit from 0 to 9 are given in the following truth table:

Decimal Number		Inp	outs		Outputs								
Number	D 3	D 2	D 1	D 0	a	b	c	d	e	f	g		
0													
1													
2													
3													
4													
5													
6													
7													
8													
9													
Invalid													
Invalid													
Invalid													
Invalid													
Invalid													
Invalid													

BCD to 7-Segment Decoder Driver (74LS47) Table

Table 9.3 Truth Table for a 7-Segment Decoder with Active-High Outputs

Note that the outputs of this decoder are all LOW for invalid (mv) BCD codes. Based on the above truth table, we can derive the Boolean equations for the outputs using K-maps or Boolean algebra:

$$a = \overline{D}_{3}D_{1} + \overline{D}_{2}\overline{D}_{1}\overline{D}_{0} + D_{3}\overline{D}_{2}\overline{D}_{1} + \overline{D}_{3}D_{2}D_{0}$$

$$b = \overline{D}_{3}\overline{D}_{2} + \overline{D}_{2}\overline{D}_{1} + \overline{D}_{3}\overline{D}_{1}\overline{D}_{0} + \overline{D}_{3}D_{1}D_{0}$$

$$c = \overline{D}_{3}D_{2} + \overline{D}_{2}\overline{D}_{1} + \overline{D}_{3}D_{0}$$

$$d = \overline{D}_{2}\overline{D}_{1}\overline{D}_{0} + \overline{D}_{3}\overline{D}_{2}D_{1} + \overline{D}_{3}D_{1}\overline{D}_{0} + \overline{D}_{3}D_{2}\overline{D}_{1}D_{0}$$

$$e = \overline{D}_{2}\overline{D}_{1}\overline{D}_{0} + \overline{D}_{3}D_{1}\overline{D}_{0}$$

$$f = \overline{D}_{2}\overline{D}_{1}\overline{D}_{0} + \overline{D}_{3}D_{2}\overline{D}_{1} + \overline{D}_{3}D_{2}\overline{D}_{0} + D_{3}\overline{D}_{2}\overline{D}_{1}$$

$$g = \overline{D}_{3}\overline{D}_{2}D_{1} + \overline{D}_{3}D_{2}\overline{D}_{1} + D_{3}\overline{D}_{2}\overline{D}_{1} + \overline{D}_{3}D_{1}\overline{D}_{0}$$

IV. PROCEDURE:

Section 1:

🝌 New Project

- 1. Open Xilinix Vivado and in the Xilinx-Project Navigator window, Quick start, New Project.
- 2. Choose "RTL Project" and check the "Do not specify sources at this time" as we will configure all the settings manually through the navigator from inside the project.

ecify	r the type of project to create.
۲	BTL Project You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
	Do not specify sources at this time
\odot	Post-synthesis Project: You will be able to add sources, view device resources, run design analysis, planning and implementation.
	Do not specify sources at this time
0	J/O Planning Project Do not specify design sources. You will be able to view part/package resources.
\bigcirc	Imported Project Create a Vivado project from a Synplify, XST or ISE Project File.
0	Example Project Create a new Vivado project from a predefined template.
?	< <u>Back</u> <u>Next></u> EinishCancel
	Page 6 19

3. Select New Source... and the New window appears. In the New window, choose Schematic, type your file name (such as *encoder_8to3*) in the File Name editor box, click on OK, and then click on the Next button.

🙏 Create Source	: File	×
Create a new s project.	ource file and add it to your	*
<u>F</u> ile type:		~
F <u>i</u> le name:	encoder_8to3	\otimes
Fil <u>e</u> location:	Section 4	~
?	ок С	ancel

 $4. \ \mbox{In the Xilinx - Project Navigator window, select the following}$

- Category: "General Purpose"
- Family: "Artix-7"
- Package: "cpg236"
- Speed: "-1"
- Choose "xc7a35tcpg236-1" that corresponds to the board we are using.
- Then Choose Finish.

Reset All	Filters			r					_
Category: General Purpose			~	Package:	cpg236	V Temper	Temperature:		~
armly.	Citia-1		•	opeed.	-16	•			
Search:	Q- xc7a35t	icpg	© ~	(1 match)					
Part		I/O Pin Count	Available IOBs	LUT Element	ts FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gt
xc7a35ti	cpg236-1L	236	106	20800	41600	50	0	90	2
<									>

5. The Define Module Window that will appear, we will choose the input and output labels for the gates under investigation in this experiment.

Defi For M P	efine Module ine a module a each port spec SB and LSB va orts with blank	and specify I/ cified: alues will be r names will	O Ports ignored not be v	to add t d unless written.	o your s its Bus	ource file. column is checked.		×
Мо	dule Definition	1						
	<u>E</u> ntity name:	enco	der_8to	3				\otimes
	A <u>r</u> chitecture n	ame: Beha	vioral					\otimes
	I/O Port Defini	itions						
	+ -	† ‡						
	Port Name	Direction	Bus	MSB	LSB			
	din	in 🗸	\checkmark	7	0			
	dout	out 🗸 🗸	\checkmark	2	0			
?)						ок	Cancel

6. In the "*encoder_8to3*.vhd" created file, type the gates equivalent VHDL code as follows and then save the file.

```
55
34 - entity encoder_8to3 is
         Port ( din : in STD_LOGIC_VECTOR (7 downto 0);
35
36
               dout : out STD LOGIC VECTOR (2 downto 0));
38
39 🖯 architecture Behavioral of encoder_8to3 is
40
41
    begin
42
   dout <= "000" when (din="10000000") else
            "001" when (din="01000000") else
43
44
             "010" when (din="00100000") else
45
             "011" when (din="00010000") else
46
             "100" when (din="00001000") else
             "101" when (din="00000100") else
47
48
             "110" when (din="00000010") else
49
             "111";
50
51 - end Behavioral;
52
```

7. Next, we need to add To add a constraint file with the".xdc" extension, as following: Go to "Flow Navigator" and from "Project Manager" select "Add Sources" then "Add or create constraints". Next, choose "Create File" and enter the file name "lab_2" then "OK" followed by "Finish".

Add Sources	~
	Add Sources This guides you through the process of adding and creating sources for your project Add or greate constraints Add or create design sources Add or create gimulation sources
?	< <u>Back</u> <u>Next></u> <u>Finish</u> Cancel

8. Then, we need to get a template xdc file that is going to be edited according to the different experiments. Google "basys 3 xdc file" and choose the "xilinix" link that P a g e 9 | 19

appears (https://www.xilinx.com/support/documentation/university/Vivado-Teaching/HDL-Design/2015x/Basys3/Supporting%20Material/Basys3_Master.xdc). Copy the whole file and paste it into the "port_assign.xdc" that you have just created in the last step. Then uncomment and edit the input Switches and the output LEDs as in the next step.

```
11 ## Switches
12 | set property PACKAGE_PIN V17 [get ports {din[0]}]
        set property IOSTANDARD LVCMOS33 [get ports {din[0]}]
13
14
    set property PACKAGE_PIN V16 [get ports {din[1]}]
15
        set property IOSTANDARD LVCMOS33 [get ports {din[1]}]
16 set property PACKAGE_PIN W16 [get ports {din[2]}]
17
        set property IOSTANDARD LVCMOS33 [get ports {din[2]}]
18 set property PACKAGE_PIN W17 [get ports {din[3]}]
19
        set property IOSTANDARD LVCMOS33 [get ports {din[3]}]
20 | set property PACKAGE_PIN W15 [get ports {din[4]}]
21
        set property IOSTANDARD LVCMOS33 [get ports {din[4]}]
22 :
   set property PACKAGE_PIN V15 [get ports {din[5]}]
23
        set property IOSTANDARD LVCMOS33 [get ports {din[5]}]
24 | set property PACKAGE_PIN W14 [get ports {din[6]}]
25
        set property IOSTANDARD LVCMOS33 [get ports {din[6]}]
26 | set property PACKAGE_PIN W13 [get ports {din[7]}]
27
        set property IOSTANDARD LVCMOS33 [get ports {din[7]}]
  ## LEDs
  set property PACKAGE_PIN U16 [get ports {dout[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {dout[0]}]
  set property PACKAGE_PIN E19 [get ports {dout[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {dout[1]}]
  set property PACKAGE_PIN U19 [get ports {dout[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {dout[2]}]
```

- 9. From the tool tab choose the play button and then "Run Implementation". Select "Number of jobs" =1 and then press OK.
- 10. The implementation errors window will appear if any or the successfully completed window. From this window select "Generate Bitstream" and then OK. This will make the software generate ".bin" file to be used in programing the hardware BAYAS 3.

Implementation Completed	×
Implementation successfully completed.	
Next	
Open Implemented Design	
Generate Bitstream	
◯ <u>V</u> iew Reports	
Don't show this dialog again	
OK Cancel	

11. The next window will appear in which choose "Open Hardware Manger", connect the Hardware Kit to the USB port and then press OK.

Bitstream Generation Completed	×
Bitstream Generation successfully completed.	
Next	
Open Implemented Design	
○ <u>V</u> iew Reports	
• Open <u>H</u> ardware Manager	
O Generate Memory Configuration File	
Don't show this dialog again	
OK Cancel	
-0Y91+	

Page 11 | 19

12. From the window appears, select the ".bin" file from the Project you create by browsing for the generated ".bit file" under the ".runs" folder and program the board then press OK.

Input								Output	it		
din ₀	din ₁	din ₂	din ₃	din ₄	din ₅	din ₆	din ₇	dout ₀	dout ₁	dout ₂	
X	X	X	X	X	X	X	X				
Η	H	H	Η	H	Η	H	H				
L	Η	Η	Η	Η	Η	Η	H				
X	L	H	H	H	H	H	H				
X	X	L	H	H	H	H	H				
X	X	X	L	H	H	H	H				
X	X	X	X	L	H	H	H				
X	Χ	Χ	Χ	X	L	H	H				
X	X	X	X	X	X	L	H				
X	X	X	X	X	X	X	L				
	-			·			·		<u> </u>		

Check your board and fill the truth table, 13.

14. List your comments from last step

Checked by_____ Date _____

Page 12 | 19

Section 2:

- 1. Follow section 1 from step 1 to 4 but use a different project and source name (such as *deco_7seg*).
- 2. The Define Module Window that will appear, we will choose the input and output labels for the gates under investigation in this experiment.

each port species SB and LSB va	ch port specified: 3 and LSB values will be ignored unless its Bus column is checked. 3 with blank names will not be written.										
ons with brank	mannes w	III HOL DE	whiten.								
dule Definition	1										
Entity name: RR Architecture name: Behavioral											
									I/O Port Defini	itions	
+ -	† +										
Port Name	Direction	Bus	MSB	LSB							
1	in	× 🗸	3	0							
а	out	~	0	0							
b	out	~	0	0							
с	out	~	0	0							
d	out	~	0	0							
е	out	~	0	0							
f	out	~	0	0							
a	out	~	0	0							

3. In the "*encoder_8to3*.vhd" created file, type the gates equivalent VHDL code as follows and then save the file.

```
34 🖯 entity dec_7seg is
35
        Port ( I : in STD LOGIC VECTOR (3 downto 0);
       Anode_Activate : out STD LOGIC VECTOR (3 downto 0);
36 ;
37
               a : out STD LOGIC;
38
               b : out STD LOGIC;
39
              c : out STD LOGIC;
              d : out STD LOGIC;
40 !
41
               e : out STD LOGIC;
42
              f : out STD LOGIC;
43
              g : out STD LOGIC;
44
               dp : out STD LOGIC);
46
47 - architecture Behavioral of dec 7seg is
48
49 y begin
50 | dp <= '0';
51 Anode Activate <= "1110";</p>
52 --- a <= '0';
53 --b <= '0';
54 ! --c <= '1';
55 : --d <= '0';
56 · --e <= '0';
57 | --f <= '1';
58 ⊖ --g <= '0';
59 a <=NOT((not I(2) and not I(0)) or (I(1)) or (I(2) and I(0)) or (I(3)));</p>
60 b<= NOT((not I(2)) or (not I(1) and not I(0)) or (I(1) and I(0)));</p>
61 : c <= NOT((not I(1)) or I(0) or I(2));</pre>
62 d <=NOT((not I(2) and not (I(0))) or (not I(2) and I(1)) or (I(2) and not I(1) and I(0)) or (I(1) and not I(0)) or (I(3)));
63 e <= NOT((not I(2) and not (I(0))) or (I(1) and not (I(0))));</p>
64 ; f <= NOT((not I(1) and not (I(0))) or (I(2) and not (I(1))) or (I(2) and not (I(0))) or I(3));
65 g <=NOT((not I(2) and (I(1))) or (I(2) and not (I(1))) or I(3) or (I(2) and not (I(0))));</p>
66 ← end Behavioral;
```

4. Start a test bench as follows

Page 14 | 19

```
1 LIBRARY ieee;
 2 USE ieee.std_logic_1164.ALL;
 3
 4 - ENTITY test b IS
 5 - END test_b;
 6
 7 🖯 ARCHITECTURE bench OF test_b IS
 8
 9 - COMPONENT dec 7seg
10
        PORT (
11
                    I : in STD LOGIC VECTOR (3 downto 0);
12
                    a : out STD LOGIC;
13
                   b : out STD LOGIC;
14
                   c : out STD LOGIC;
15
                   d : out STD LOGIC;
16
                   e : out STD LOGIC;
17
                   f : out STD LOGIC;
18
                   g : out STD LOGIC;
19
                   dp : out STD LOGIC);
20 - END COMPONENT;
21
22
    signal I : std logic vector(3 downto 0) := "0000" ;
23 ; signal a : std logic ;
24 signal b : std logic;
25
    signal c : std logic;
26
    signal d : std logic;
27 : signal e : std logic;
28 signal f : std logic;
29
    signal g : std logic;
30 ; signal dp : std logic;
31
    BEGIN
32
33
34 Θ
        uut: dec_7seg PORT MAP (
35
         I => I,
36
        a => a,
37
        b => b,
38
        c => c,
39
        d => d,
40
       e => e,
41
        f => f,
42
        g => g,
43
         dp => dp
44 🖂
         );
45
46 🖯
         stim proc: process
47
        begin
48
          wait for 100 ns;
49
50 i
          I <= "0000"; -- check 0 and 0 = 1
51
          wait for 10 ns;
52
           I <= "0001"; -- check 0 and 0 = 1
53 ;
          wait for 10 ns;
```

Page 15 | 19

```
54  I <= "0010"; -- check 0 and 0 = 1
55  wait for 10 ns;
56  I <= "0011"; -- check 0 and 0 = 1
57  wait;
58  end process;
59  END;</pre>
```

- 5. What is your observation ?
- 6. Next, we need to add To add a constraint file with the".xdc" extension, as following: Go to "Flow Navigator" and from "Project Manager" select "Add Sources" then "Add or create constraints". Next, choose "Create File" and enter the file name "lab_2" then "OK" followed by "Finish".
- 7. Then, we need to get a template xdc file that is going to be edited according to the different experiments. Google "basys 3 xdc file" and choose the "xilinix" link that appears (<u>https://www.xilinx.com/support/documentation/university/Vivado-Teaching/HDL-Design/2015x/Basys3/Supporting%20Material/Basys3_Master.xdc</u>). Copy the whole file and paste it into the "port_assign.xdc" that you have just created in the last step. Then uncomment and edit the input Switches and the output LEDs as in the next step.

```
11 ## Switches
12 ;
   set property PACKAGE_PIN V17 [get ports {I[0]}]
13
        set property IOSTANDARD LVCMOS33 [get ports {I[0]}]
14 ;
    set property PACKAGE_PIN V16 [get ports {I[1]}]
15
        set property IOSTANDARD LVCMOS33 [get ports {I[1]}]
16 | set property PACKAGE_PIN W16 [get ports {I[2]}]
17
        set property IOSTANDARD LVCMOS33 [get ports {I[2]}]
18 set property PACKAGE_PIN W17 [get_ports {I[3]}]
19
        set property IOSTANDARD LVCMOS33 [get ports {I[3]}]
20
```

Page 16 | 19

```
83 ¦ ##7 segment display
 84 set property PACKAGE_PIN W7 [get ports {a}]
         set property IOSTANDARD LVCMOS33 [get ports {a}]
 85
 86 set property PACKAGE_PIN W6 [get ports {b}]
         set property IOSTANDARD LVCMOS33 [get ports {b}]
 87
 88 | set property PACKAGE PIN U8 [get ports {c}]
 89
         set property IOSTANDARD LVCMOS33 [get ports {c}]
 90 | set property PACKAGE_PIN V8 [get ports {d}]
 91 i
         set property IOSTANDARD LVCMOS33 [get ports {d}]
 92 !
     set property PACKAGE_PIN U5 [get ports {e}]
 93
         set_property IOSTANDARD LVCMOS33 [get ports {e}]
 94 | set property PACKAGE PIN V5 [get ports {f}]
 95
         set property IOSTANDARD LVCMOS33 [get ports {f}]
 96
     set property PACKAGE_PIN U7 [get ports {g}]
         set property IOSTANDARD LVCMOS33 [get_ports {g}]
 97
 98
     set property PACKAGE_PIN V7 [get ports {dp}]
 99
100
         set property IOSTANDARD LVCMOS33 [get ports {dp}]
101
102 | set property PACKAGE_PIN U2 [get ports {Anode_Activate[0]}]
103
         set property IOSTANDARD LVCMOS33 [get ports {Anode_Activate[0]}]
104 | set property PACKAGE PIN U4 [get ports {Anode Activate[1]}]
105
         set property IOSTANDARD LVCMOS33 [get ports {Anode_Activate[1]}]
106 ;
     set property PACKAGE_PIN V4 [get ports {Anode_Activate[2]}]
107
         set property IOSTANDARD LVCMOS33 [get ports {Anode_Activate[2]}]
108 | set property PACKAGE PIN W4 [get ports {Anode Activate[3]}]
109
         set_property IOSTANDARD LVCMOS33 [get_ports {Anode_Activate[3]}]
```

- 8. From the tool tab choose the play button and then "Run Implementation". Select "Number of jobs" =1 and then press OK.
- 9. The implementation errors window will appear if any or the successfully completed window. From this window select "Generate Bitstream" and then OK. This will make the software generate ".bin" file to be used in programing the hardware BAYAS 3.

plementation Complete	d		×
Implementation	successfully	completed.	
Next			
Open Impleme	nted Design		
Generate Bitstr	eam		
○ <u>V</u> iew Reports			
Oon't show this dia	alog again		
	ок	Cancel	

Page 17 | 19

10. The next window will appear in which choose "Open Hardware Manger", connect the Hardware Kit to the USB port and then press OK.

Bitstream Generation Completed	×
Bitstream Generation successfully completed.	
Next	_
Open Implemented Design	
○ <u>V</u> iew Reports	
Open <u>H</u> ardware Manager	
O Generate Memory Configuration File	
Don't show this dialog again	
OK Cancel	
10721 ·	

- 11. From the window appears, select the ".bin" file from the Project you create by browsing for the generated ".bit file" under the ".runs" folder and program the board then press OK.
- 12. Check your board for the 7-segment display.

Checked	by_
---------	-----

Date____

Page 18 | 19

V. Questions:

- 1.) Priority encoders are much more common than non-priority encoders. What do you think the reasons are for that?
- 2.) Which bit has the highest priority? Io or I9? (Why is there no EO input in the decimal-to-BCD encoder?
- 3.) If a common-anode 7-segment is used, what modifications must you make on the project design in Section III? If you have more than one, list them all.
- 4.) Name two applications for encoders.